No description
- Rust 100%
Build register-allocation live intervals in emitted block order and only coalesce move hints when value intervals do not overlap. Carry the fibonacci loop limit explicitly in the recursive-pattern rewrite so backend allocation cannot clobber the original parameter. Keep the staged example IR/assembly diagnostics in the same commit. |
||
|---|---|---|
| examples | ||
| src | ||
| tests | ||
| .gitignore | ||
| Cargo.lock | ||
| Cargo.toml | ||
| TODO.md | ||